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SCALABLE UNIVERSAL SPACE VECTOR by mapping corresponding vertices in the other sectors to the 
PULSE WIDTH MODULATION SCHEME identified three vertices in first sector . The method may be 
FOR MULTILEVEL INVERTERS implemented by a controller ( e.g. , a processor and / or mul 
tiple processors / cores ) communicatively coupled to a 
CROSS - REFERENCE TO RELATED memory with program instructions for performing the fore 
APPLICATIONS going operations . For example , the controller can be con 
figured to control the power circuitry of a multi - level 
The present application claims the benefit under 35 inverter based on the determined switching states for sectors 
U.S.C. $ 119 ( e ) of U.S. Provisional Patent Application No. defined by the power circuitry . 
62 / 382,504 , filed Sep. 1 , 2016 , and titled “ SCALABLE This Summary is provided to introduce a selection of 
UNIVERSAL SPACE VECTOR PULSE WIDTH MODU concepts in a simplified form that are further described 
LATION SCHEME FOR MULTILEVEL INVERTERS , " below in the Detailed Description . This Summary is not 
which is incorporated herein by reference in its entirety . intended to identify key features or essential features of the 
claimed subject matter , nor is it intended to be used as an aid FEDERALLY SPONSORED RESEARCH OR in determining the scope of the claimed subject matter . DEVELOPMENT 
DRAWINGS 
This invention was made with United States Government 
support under Grant No. IIP1414393 awarded by the U.S. 
National Science Foundation . The United States Govern- 20 The Detailed Description is described with reference to 
ment has certain rights in this invention . the accompanying figures . The use of the same reference numbers in different instances in the description and the 
BACKGROUND figures may indicate similar or identical items . 
FIG . 1A is a diagrammatic view of a space vector map 
Multilevel inverters have been widely used in industrial 25 ping for a four - level inverter in accordance with an example 
applications due to their significant merits over the two - level implementation of the present disclosure ; and FIG . 1B 
inverters , such as stepped output waveforms with a lower depicts a flowchart of process for implementing a universal 
harmonic distortion , reduced switch stress , lower instanta space vector pulse width modulation scheme for multilevel 
neous rate of voltage change dv / dt , and lower switching inverters in accordance with an example implementation of 
frequency . Various multilevel topologies , including neutral- 30 the present disclosure . 
point - clamped ( NPC ) , flying capacitor ( FC ) , cascaded FIG . 2 shows a space vector diagram for a first sector of 
H - bridge ( CHB ) , and modular multilevel converter ( MMC ) , the space vector mapping of FIG . 1 , wherein the space 
have been proposed . Among these topologies , the emerging vector diagram for the first sector is shown in the a - ß 
MMC is more promising for high - voltage / power applica coordinate system , in accordance with an example imple 
tions due to its distinct advantages such as modularity and 35 mentation of the present disclosure . 
scalability to potentially satisfy any desired power / voltage FIG . 3 shows a space vector diagram for a first sector of 
levels . the space vector mapping of FIG . 1 , wherein the space 
vector diagram for the first sector is shown in the 120 ° 
SUMMARY coordinate system , in accordance with an example imple 
40 mentation of the present disclosure . 
A universal space vector pulse width modulation FIG . 4A shows 120 ° coordinate relationships for three 
( SVPWM ) scheme is disclosed that is scalable for multilevel vertices of a first type ( type I ) of modulation triangles , in 
inverters with any voltage levels . In the disclosed SVPWM accordance with an example implementation of the present 
scheme , the three vertices of the modulation triangle in disclosure . 
which the tip of the voltage reference vector is located are 45 FIG . 4B shows 120 ° coordinate relationships for three 
quickly identified based on the 120 ° oblique coordinates in vertices of a second type ( type II ) of modulation triangles , 
Sector 1 transformed from the a - ß coordinate system . Then , in accordance with an example implementation of the pres 
the duty cycles and switching states of the three vertices of ent disclosure . 
the identified modulation triangle are determined utilizing FIG . 5A shows reference vectors in a first type ( type I ) of 
algebraic computations . The switching states in other five 50 modulation triangles , in accordance with an example imple 
sectors are obtained according to the relationships of the mentation of the present disclosure . 
switching states between Sector 1 and the other five sectors . FIG . 5B shows reference vectors in a second type ( type II ) 
Such relationships are obtained by mapping the vertices in of modulation triangles , in accordance with an example 
the other five sectors to the corresponding vertices in Sector implementation of the present disclosure . 
1 in the 120 ° coordinate system . FIG . 6 shows a table of switching sequences for the 
A method for implementing a space vector pulse width reference vector located in the type I modulation triangle 
modulation scheme can include : providing a space vector P , P_P3 with different vertices as the start points , in accor 
mapping of switching states for a multi - level inverter , the dance with an example implementation of the present dis 
space vector mapping having a plurality of sectors ; identi closure . 
fying three vertices of a modulation triangle in a first sector 60 FIG . 7 shows a space vector diagram for the determina 
of the space vector mapping in which a tip of a voltage tion of the switching states in other five sectors for a 
reference vector is located ; determining duty cycles and four - level inverter , in accordance with an example imple 
switching states associated with the identified three vertices mentation of the present disclosure . 
of the modulation triangle ; and determining switching states FIG . 8 shows a table of the switching state modifications 
in other sectors of the space vector mapping according to 65 of the end vertices of the six unity vectors starting from a 
relationships of the switching states between the first sector vertex with a switching state of [ SA , SB , Sc ] , in accordance 
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FIG . 9 shows routes from vertices in Sector 1 to vertices cycle of each selected switching state needs to be calculated 
in Sector 2 on the space vector diagram , in accordance with in real time . It is difficult for some SVPWM to meet these 
an example implementation of the present disclosure . requirements when they are implemented in a DSP for a 
FIG . 10 shows a mapping for determination of the switch high - level inverter . 
ing states of three vertices in Sector 2 according to their 5 For example , the SVPWM method proposed in N. Cel 
corresponding vertices in Sector 1 , in accordance with an anovic and D. Boroyevich , “ A fast space - vector modulation 
example implementation of the present disclosure . algorithm for multilevel three - phase converters , ” IEEE 
FIG . 11 shows a table of the switching state relationships Trans . Ind . Appl . , vol . IA - 37 , no . 2 , pp . 637-641 , March / 
between Sector 1 and the other five sectors , in accordance April 2001 detects the nearest three vectors and obtains the 
with an example implementation of the present disclosure . 10 switching states through several matrix transformations , 
FIG . 12 shows simulated waveforms of the phase voltage which require intensive computational costs for high - level 
Van of the 4- , 9- , and 30 - level inverters , in accordance with inverters . An SVPWM algorithm was proposed in S. Wei , B. 
an example implementation of the present disclosure . Wu , F. Li , and C. Liu , “ A general space vector PWM control 
FIG . 13 shows simulated waveforms of the line voltage algorithm for multilevel inverters , ” in Proc . 18th Annu . IEEE 
VAB of the 4- , 9- , and 30 - level inverters , in accordance with 15 Applied Power Electronics Conference and Exposition , Feb 
an example implementation of the present disclosure . ruary 2003 , vol . 1 , pp . 562-568 to calculate the dwelling 
FIG . 14 shows an embodiment of a three - phase , four level time and switching states based on a 60 ° coordinate system . 
inventor , in accordance with an example implementation of However , the transformation between the 60 ° coordinate 
the present disclosure . system and the original Cartesian coordinate system can 
FIG . 15 shows measured three - phase voltages V VBN , 20 require complex trigonometric function computations . M. A. 
and Von of the three - phase , four - level inverter of FIG . 14 . S. Aneesh , A. Gopinath , and M. R. Baiju , “ A simple space 
FIG . 16 shows measured line voltage V  and phase A vector PWM generation scheme for any general n - level 
current i 40 of the three - phase , four - level inverter of FIG . 14 . inverter , ” IEEE Trans . Ind . Electron . , vol . 56 , no . 5 , pp . 
FIG . 17 shows a Fast Fourier Transform ( FFT ) harmonic 1649-1656 , May 2009 proposed an SVPWM scheme for 
spectrum of the line voltage V  in accordance with an 25 multilevel inverters based on an iterative process to identify 
example implementation of the present disclosure . the sub - hexagon corresponding to a two - level SVPWM in 
FIG . 18 shows simulated waveforms of a 201 - level which the tip of the reference vector is located and then 
inverter : phase voltages Van and V and line voltage V determine the switching states and duty cycles of the invert 
in accordance with an example implementation of the pres ers using a two - level SVPWM . Y. Deng , K. H. Teo , C. Duan , 
ent disclosure . 30 T. G. Habetler , and R. G. Harley , “ A fast and generalized 
FIG . 19 shows experimental waveforms of a 201 - level space vector modulation scheme for multilevel inverters , " 
inverter obtained from a digital signal processor ( DSP ) and IEEE Trans . Power Electron . , vol . 29 , no . 10 , pp . 5204 
digital - to - analog converter ( DAC ) : phase voltages V and 5217 , October 2014 presents a SVPWM scheme based on 
Voy and line voltage V in accordance with an example two simple mappings , which requires time - consuming itera 
implementation of the present disclosure . 35 tive calculations to determine a set of nested hexagons and 
FIG . 20 shows topology of a three - phase symmetrical switching state modifications to calculate the remainder 
cascaded half - bridge multilevel inverter with a star connec vector and the switching states . However , the computational 
tion , in accordance with an example implementation of the costs and complexity of the iterative calculations in the 
present disclosure . foregoing proposed schemes increase significantly as the 
40 voltage level of the inverter increases . Therefore , these 
DETAILED DESCRIPTION SVPWM schemes are not suitable for high - level inverters 
when they are implemented in a commercial DSP . The work 
Overview in A. K. Gupta and A. M. Khambadkone , “ A space vector 
Some commonly used modulation techniques designed PWM scheme for multilevel inverters based on two - level 
for multilevel inverters are carrier - based pulse - width modu- 45 space vector PWM , ” IEEE Trans . Ind . Electron . , vol . 53 , no . 
lation ( PWM ) and space vector PWM ( SVPWM ) , which is 5 , pp . 1631-1639 , October 2006 presents a method to 
also called space vector modulation ( SVM ) . Compared with quickly calculate the duty cycles for multilevel inverters . 
SVPWM scheme , the carrier - based PWM scheme has sev However , a prestored lookup table is needed to store the 
eral inherent drawbacks : ( 1 ) low utilization of DC bus switching states offline in order to determine the switching 
voltage ; and ( 2 ) the number of carrier signals is associated 50 sequences online . The memory required to store the switch 
with converter configuration , normally , n - 1 carrier signals ing states for an n - level inverter is 3n ( n - 1 ) / 8 bytes . For 
are needed for an n - level inverter . Thus , the carrier signals example , a 201 - level inverter will need at least 609 MB 
need to be rearranged when the converter configuration memory , which is much larger than the internal memory of 
varies . The requirement for a large number of carrier signals commonly used DSPs . And it is tedious to prestore n3 
makes the carrier - based PWM scheme unsuitable for the 55 switching states of the ( 3n2-3n + 1 ) vertices for a three - phase 
multilevel converters with high numbers of voltage levels . inverter when the voltage level n is high ( e.g. , where n = 201 ) . 
The SVPWM scheme is more attractive due to its flexibility Moreover , the switching state determination method in A. K. 
in optimizing the switching sequences and easy implemen Gupta and A. M. Khambadkone , “ A space vector PWM 
tation in a digital signal processor ( DSP ) . However , the scheme for multilevel inverters based on two - level space 
SVPWM scheme for a multilevel inverter is complex , espe- 60 vector PWM , ” IEEE Trans . Ind . Electron . , vol . 53 , no . 5 , pp . 
cially when the level number is high ( e.g. as high as 264 1631-1639 , October 2006 cannot be applied to the multi 
submodules or more ) . There can be 6 ( n - 1 ) 2 triangles and n level inverters with even levels . 
switching states in the space vector diagram of a three - phase A scalable , universal SVPWM scheme is disclosed for 
n - level inverter . The reference vector can be located within multilevel inverters with any voltage levels . FIG . 1B depicts 
any triangle . In an SVPWM scheme , appropriate switching 65 a flowchart 150 of process for implementing a universal 
states of the modulation triangle need to be selected because space vector pulse width modulation scheme for multilevel 




US 10,574,154 B1 
5 6 
the present disclosure . In the disclosed SVPWM scheme , a O to n - 1 . Then , the output voltages of the phases A , B , and 
space vector mapping of switching states for a multi - level C with respect to the neutral point N for cascaded multilevel 
inverter is provided ( 152 ) . The three vertices of the modu inverters or the negative DC terminal for non - cascaded 
lation triangle in which the tip of the voltage reference multilevel inverters are SA Vdc , SBV dc , and SV de respec 
vector is located are quickly identified based on the 120 ° 5 tively . 
oblique coordinates in Sector 1 transformed from the a - ß The space vector diagram based on equation ( 1 ) of a 
four - level inverter shown in FIG . 1A is used to illustrate the coordinate system ( 154 ) . Then , the duty cycles and switch 
ing states of the three vertices of the identified modulation disclosed SVPWM scheme . ( e.g. , step 152 of FIG . 1B ) In 
triangle are determined by simple algebraic computations the diagram , the numbers at each vertex denote the switch 
( 156 ) . The switching states in other five sectors are obtained 10 ing state [ S4 , S6 , Sc ) of the inverter . In some vertices of the 
according to the relationships of the switching states diagram , there are more than one ( e.g. , m ) switching states , 
between Sector 1 and the other five sectors ( 158 ) . Such and m - 1 switching states are named redundant switching states . For example , the origin O ( i.e. , the zero voltage relationships are obtained by mapping the vertices in the vector ) in the diagram has four switching states and any 
other five sectors to the corresponding vertices in Sector 1 in 15 three of them are redundant switching states . The whole the 120 ° coordinate system . In a switching period , any process of the disclosed SVPWM scheme is to identify the 
vertex of the modulation triangle can be used as a start point modulation triangle ( e.g. , P , P3P4 ) which encloses the tip of to determine the switching sequence with flexibly adjustable the reference vector ( e.g. , Vrer ) , determine the nearest three 
duty cycle ( s ) for the redundant switching state ( s ) , leading to vectors ( e.g. , OP1 , OP3 , and OPA ) based on the three vertices 
a flexible optimization for the switching sequence . The 20 of the modulation triangle , calculate the duty cycles of the 
disclosed SVPWM scheme can be easily implemented in a identified nearest three vectors to synthesize the reference 
commercial low - cost DSP for inverters with any odd and vector ( e.g. , Vref ) , and finally determine the switching states 
even voltage levels . Moreover , the disclosed SVPWM of the inverter . 
scheme is universal and can be applied to any multilevel A. Identification of the Modulation Triangle and Nearest 
inverter topologies with the PWM control based on the 25 Three Vectors ( e.g. , Step 154 of FIG . 1B ) 
space vector diagram . The disclosed scalable universal The space vector diagram can be divided into six sectors , SVPWM scheme is capable of real - time implementation in as shown in FIG . 1. The angle of each sector is o / 3 , starting 
a commonly used DSP for a multilevel inverter without the from the A - axis . The length of each side of a small triangle 
limitation on the voltage levels . in the diagram is assumed to be unity . 
For any given reference vector with an angle ( OE [ O , Example Implementations 21 ] ) , the sector number S ( S = 1 , 2 , ... , 6 ) could be 
determined by A scalable universal SVPWM scheme is described herein 
with reference to FIGS . 1A through 20. The methodology S = int ( 30/1 ) +1 ( 2 ) 
described below can be implemented by a controller 106 35 where int ( 30 / t ) means rounding down to the nearest integer having at least one processor 108 ( e.g. , single or multiple of 30 / 1t . The duty cycle calculations in any of the six sectors core processor ) that executes program instructions ( e.g. , are the same . Therefore , the operation of the disclosed software modules 112 ) from a memory 110 ( e.g. , a com SVPWM scheme is analyzed in detail for the voltage puter - readable medium , such as a storage medium ( e.g. , reference vector in Sector 1. If a voltage reference vector 
flash memory , SD card , solid - state memory device , or the 40 locates in one of the other five sectors , its angle e can be like ) ) . For example , the controller 106 can comprise a digital converted to an angle d ( DE [ 0 , 1/3 ] ) in Sector 1 as follows : signal processor ( DSP ) coupled to a multilevel inverter 100 
( e.g. , as shown in FIG . 14 ) , where the multilevel inverter 8 = 0- ( S - 1 ) / 3 ( 3 ) 
100 includes a plurality of power circuits ( e.g. , power FIGS . 2 and 3 show the space vector diagrams of Sector 
circuits 104A , 104B , and 104C ) coupled to respective volt- 45 1 in the a - ß and 120 ° oblique coordinate systems , respec 
age sources ( e.g. , battery packs 102A , 102B , and 102C ) . tively . The tip P of the reference vector OP can be located in Any number of power circuits 104 ( e.g. , power inversion any of the nine small triangles . The a - ß coordinates ( V a , circuits ) and voltage sources ( e.g. , battery packs 102 or other VB ) of a space vector in FIG . 2 can be transformed to the power storage / generation devices ) can be used for a multi 120 ° oblique coordinates ( Vx , Vy ) of the space vector in level inverter 100 , where the controller 106 is configured to 50 FIG . 3 through the following equation . 
determine and set the switching characteristics ( e.g. , switch 
ing states , switching sequences , and / or duty cycles ) of the Vx = Va - VB cot ( 2 m / 3 ) and Vy = VB csc ( 2 1/3 ) 
power circuitry ( e.g. , power circuits 104A , 104B , 104C , and where cot and csc denote the cotangent and cosecant func so forth ) according to the SVPWM scheme described herein . tions , respectively . Let 
For an n - level inverter , the reference vector V , can be ref represented by Il = int ( Vx ) and 12 = int ( Vy ) . ( 5 ) 
where 11 and 12 are the nearest rounding - down integers of 
Vx and Vy , respectively . 
( 1 ) Vres = Vde ( SA + Spevšo + Scelta ) Through the coordinate transform described by equations 60 ( 4 ) and ( 5 ) , one vertex ( 11 , 12 ) , e.g. , P4 ( 2 , 1 ) , of the 
modulation triangle enclosing the tip P of the reference 
where V de is the voltage of the DC source in each module for vector OP in the a - ß coordinate system of FIG . 2 is quickly 
cascaded multilevel inverters , such as CHB , or the voltage identified as the base point in the 120 ° oblique coordinate 
across each capacitor connected in series between the DC system of FIG . 3. Then , the origin O of the reference vector 
terminals for non - cascaded multilevel inverters , such as 65 OP is shifted to the identified base point , which is the center 
NPC ; S4 , SB and Sc are the switching states of the phases A , of a two - level space vector diagram , e.g. , the hexagon 
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three vectors , i.e. , the vectors from the origin O to the three respectively . The voltage - time balance law for the reference 
vertices of the modulation triangle , can be calculated in the vector OP locating in the type I modulation triangle P P2P4 , 
same way as that for the two - level SVPWM scheme . This is as shown in FIG . 5A , can be described as : 
explained later in detail . 
By connecting the identified base point and the tip of the 5 OPxT = ( OP4 + PAP ) xT = OP 4xto + OP 7x 1 + OP 
reference vector , the remainder vector , e.g. , P4P , is gener 12 = OP 4xto + ( OP4 + P4P - ) xt? + ( OP4 + PAPs ) xt2 
ated , where T is the switching period ; to , t , and t? ( to + t , + t2 = T ) are 
PAP = OP - OP4 ( 6 ) the duty cycles of the nearest three vectors OP4 , OP , and 
The remainder vector is totally enclosed by the modulation 10 OP3 , respectively . Rearranging equation ( 8 ) yields 
triangle . After identifying the base point , additional effort is 
still need to determine the modulation triangle because the P4PxT = P4P + x + 1 + P 4P8Xt2 ( 9 ) 
reference vector can locate in different small triangles hav 
ing the same base point . For example , according to equa According to equations ( 8 ) and ( 9 ) , the vectors P4P4 ( i.e. , 
tions ( 4 ) and ( 5 ) , two reference vectors with the respective is the zero vector in the two - level hexagon P3P : P , P2P , P2 ) , 
tips at ( 3/2 , 1 ) and ( 2,3 / 2 ) in the a - ß coordinate system have P4P , and P4P , in the type I modulation triangle P & P - P4 are 
the same base point ( 2 , 1 ) in the 120 ° coordinate system . equivalent to the original nearest three vectors OP4 , OP , and 
However , the two tips locate in different small triangles OP , of the reference vector OP , respectively . Finally , the 
P5P2P4 and P2P - P4 , respectively . Therefore , additional effort duty cycles of OP4 , OP , and OP , can be determined from 
is needed to further identify the modulation triangle ( e.g. , 20 equation ( 9 ) as follows . 
P & P P4 or P2P - P_ ) in which the remainder vector is located . 
Recall that ( V? Vp ) are the a - ß coordinates of the 
( 10 ) t1 = ( Var – Vør / V3 ) T be the a - ß coordinates of the remainder vector with respect 
to the shifted origin ( 11 , 12 ) . Var and VB . can be obtained as 25 12 = ( 2V / 37 
T - 11 - 12 Var = V. - + 0.512 and VBr = V8-312 / 2 ( 7 ) 
Then , the modulation triangle can be identified by compar 
ing the value of VB / Var with V3 as follows . The same analysis can be applied for the reference vector 
( 1 ) Ve / q V3 : the reference vector locates in the 30 OP locating in the type II modulation triangle P3P3P4 , as 
upward triangle I , as shown in FIG . 4A , named type I shown in FIG . 5B . The vectors PGP3 , P2P , and P P4 in the 
modulation triangle , e.g. , P & P - P4 in FIG . 3 ; type II modulation triangle P3P3P4 are equivalent to the 
( 2 ) Ve , / a > V3 : the reference vector locates in the down original nearest three vectors OPS , OP , and OP4 of the ward triangle II , as shown in FIG . 4B , named type II reference vector OP , respectively . The duty cycles of OP3 , modulation triangle , e.g. , P3P P4 in FIG . 3 . OPs and OP4 are to , t? , and t2 , respectively , which are After the modulation triangle is identified , the next step is calculated as to calculate the 120 ° coordinates of the other two vertices . 
For the type I modulation triangle , according to the base 
point ( 11 , 12 ) in FIG . 4A , the coordinates of the other two 
vertices are ( 12 + 1 , 12 + 1 ) and ( 1 , + 1 , 12 ) , respectively . The 40 t1 = ( VB / V3 - Var ) ( 11 ) 
same analysis can be applied to the type II modulation 
triangle . According to the base point ( 1 , 1 ) in FIG . 4B , the 12 = ( 1 – 2VB7 / V3 ) T 
coordinates of the other two vertices are ( 11 , 12 + 1 ) and ( 1 + 1 , to = T - 11 - 12 
12 + 1 ) , respectively . The three vertices of the identified modu 
lation triangle represent the tips of the nearest three vectors 45 
of the reference vector starting from the origin O in the a - ß Four switching states are selected for the three vertices of 
coordinate system . The nearest three vectors will be used to the modulation triangle in each switching period in the 
synthesize the reference vector for the PWM control . disclosed SVPWM scheme . Therefore , one of the three 
It can be seen that the process of identifying the modu vertices will use two switching states and can be selected as 
lation triangle and its three vertices in the 120 ° oblique 50 the start point of the switching sequence . The duty cycles thi 
coordinate system according to the reference vector in the and th2 ( h = 0 , 1 or 2 ) of the two switching states of the start a - ft coordinate system is independent of the voltage level of 
the multilevel inverter . Therefore , the computational cost vertex can be adjusted flexibly using a normalized distribu tion coefficient k , given by and storage memory needed to determine the modulation 
triangle and its three vertices do not increase as the voltage 55 
level of the inverter increases . The next three subsections 
present the processes of calculating the duty cycles of the ( 1 + k ) ( 1 - k ) ( 12 ) In and th2 = -1 < k < 1 nearest three vectors and the switching states of the three 
vertices of the modulation triangle . 
B. Calculation of the Duty Cycles for the Nearest Three 60 
Vectors The process of calculating the duty cycles of the nearest 
In order to synthesize the voltage reference vector using three vectors are based on the traditional two - level space 
the identified nearest three vectors , the duty cycles of the vector and , therefore , is independent of the voltage level of 
nearest three vectors need to be calculated . Without loss of the inverter . According to equations ( 10 ) and ( 11 ) , the duty generality , the duty cycle calculation is presented based on 65 
the reference vector OP locating in the type I modulation cycles only depend on the a - ß coordinates ( Vam VBr ) of the 
triangle P P2P4 and the type II modulation triangle P3P P4 , remainder vector , which are calculated using equation ( 7 ) . 
35 
th1 = ( 1,4 ) th 2 
( 14 ) 15 
( 15 ) 25 
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C. Determination of Switching States and Sequence ( e.g. , the voltages of different battery modules / cells using the 
Step 156 of FIG . 1B ) disclosed SVPWM scheme is to select appropriate redun 
Based on the 120 ° coordinates of the nearest three vectors , dant switching states and then determine their execution 
the corresponding a - ß coordinates of the three vertices of times which are flexibly adjustable during the operation . 
the modulation triangle can be obtained from the following 5 This method can be easily implemented in the disclosed 
equations . SVPWM scheme . The method can also be applied to balance 
Va = V -V , / 2 and Ve = V3V , / 2 the capacitor voltages in the NPC and FC multilevel invert ( 13 ) ers or a multilevel inverter - based static synchronous com 
where ( V? , VB ) and ( Vx Vy ) are the a - ß and 120 ° coordi pensator ( e.g. , STATCOM ) . In other applications , the 
nates of a nearest vector ( i.e. , a vertex of the modulation 10 switching sequences could be determined to reduce the triangle ) , respectively . common mode voltage . Three integers are defined as follows to derive the switch D. Determination of Switching States of Vertices in Other ing states related to a specific vertex . Five Sectors ( e.g. , Step 158 of FIG . 1B ) 
m = V + V / V3,2 + 2V / V3 , m3 = n- ( Vx + V / 13 ) In the space vector diagram for a four - level inverter in 
FIG . 7 , a unity vector is formed by connecting any two where m , and m , denote one of the switching states of the 
phases A and B of the inverter , respectively ; and mz denotes adjacent vertices ; and there are six types of unity vectors , 
the total number of the switching states of each phase . which are denoted as A , B , C , -? , -B , and -T , respec 
For any vertex in Sector 1 , the ith switching states S ( i ) , tively . The three positive unity vectors A , B , and are in Sb ( i ) and Sc ( i ) ( i = 1 , ... , m3 ) of the phases A , B and C of 20 parallel with the A- , B- , and C - axes , respectively ; and the an n - level inverter can be obtained by the following three 
equations , respectively . three negative unity vectors -A , -B , and -T are in anti 
parallel with the A- , B- , and C - axes , respectively . If two 
adjacent vertices form a unity vector U ( U = A , B , C , -A , - 
Sa ( i ) = m? + i - 1 B or -C ) and a switching state of the start vertex of U is [ SA , Sz ( i ) = m2 + 1 - 1 SB , Sc ] , then the corresponding switching state of the end 
Sc ( i ) = ? – 1 vertex of U is [ Sa + a , Sg + b , Sc + c ] , where a = 1 if U = A , a = -1 
if U = -A , otherwise a = 0 ; b = 1 if U = B , b = -1 if U = -B , For example , for the vertex PA with the 120 ° coordinates ( 2 , 30 
1 ) in FIG . 3 , the a - ß coordinates are ( 3/2 , V3 / 2 ) in FIG . 2 , otherwise b = 0 ; and c = 1 if U = 0 , c = -1 if U = - , otherwise 
and the values of m? , m2 , and mz are 2 , 1 , and 2 , respectively . c = 0 . Table II in FIG . 8 lists the switching state modifications 
Thus , the switching states of the vertex P4 are [ 2 , 1 , 0 ] and of the end vertices of the six unity vectors starting from a 
[ 3 , 2 , 1 ] in FIG . 1A . vertex with a switching state [ SA , SB , Sc ) . For example , 
According to equation ( 14 ) , the number of switching 35 connecting from the start vertex F , to the end vertex F2 
states of each vertex increases as the voltage level of the forms the unity vector -A . The switching states of the vertex 
inverter increases . However , in each switching period , only F are [ 3 , 3 , 2 ] , [ 2 , 2 , 1 ] , and [ 1 , 1 , 0 ] , as shown in FIG . 1A . 
four switching states of the modulation triangle are required Therefore , the corresponding switching states of the vertex 
in the switching sequence in the disclosed SVPWM scheme . F2 are determined to be [ 2 , 3 , 2 ] , [ 1 , 2 , 1 ] , and [ 0 , 1 , 0 ] using 
Therefore , only the four switching states to be used in the 40 : -1 , b = 0 , and c = 0 . 
switching sequence need to be calculated using equations A vertex in Sector r ( r = 2 , 3 , 4 , 5 , 6 ) can be obtained by 
( 14 ) and ( 15 ) ; all other unused switching states of each rotating the corresponding vertex in Sector 1 counterclock 
vertex of the modulation triangle do not need to be calcu wise by ( r - 1 ) / 3 radians . For example , the vertices F2 , K2 , 
lated . This indicates that the process of determining the and G2 ( FIG . 7 ) in Sector 2 can be obtained by rotating the 
switching states in each switching period is also independent 45 corresponding vertices F1 , K1 , and G , in Sector 1 counter 
of the voltage level of the inverter . clockwise by / 3 radians , respectively . Consider any vertex 
For a three - phase n - level inverter , there are ( 3n2-3n + 1 ) V locating in Sector r ( r = 2 , 3 , 4 , 5 , 6 ) and on Hexagon H , 
vertices and n switching states , among which ( n - 1 ) are ( q = 1 , 2 , ... ) , where q represents the distance between the 
redundant switching states for ( 3n2-9n + 7 ) vertices in the six vertices of the hexagon and the origin O. The corre 
space vector diagram . In the disclosed SVPWM scheme , any 50 sponding vertex of Vin Sector 1 is W , which also locates on 
of the three vertices of the modulation triangle can be Hexagon Hg . Connecting from W to V along the edges of 
flexibly chosen as the start point to optimize the switching Hexagon H , will form a route comprising ( r - 1 ) q unity 
sequence with the minimum number of switching transitions 
( i.e. , minimum switching loss ) in each switching period vectors , which include z? unity vector A , Z_? unity vector 
because all the switching states of each vertex can be 55 -A , ZE unity vector B , Z_ unity vector -B , Z : unity vector 
obtained efficiently . Table I in FIG . 6 lists eight different C , z_2 unity vector -T . Therefore , z + Z_ã + ZB + Z_B + ZC + switching sequences for the reference vector located in the Z _ = ( r - 1 ) q . If a switching state of the start vertex W is [ SA , type I modulation triangle P , P_P3 shown in FIG . 1A with SB , Sc ] , then the corresponding switching state of the end different vertices as the start points . In addition , the duty vertex V is [ Sa + Z2 - Z_? , S8 + ZB - Z_B , Sc + z7-2_c ] . cycles for the redundant switching states are flexibly adjust- 60 For example , the three different routes from the vertices able . Only one of the eight switching sequences can be used F1 , K1 , and G , in Sector 1 to the vertices F2 , K2 , and G2 in in each switching period . The selection of the appropriate Sector 2 , respectively , comprise 1 , 2 , and 3 unity vectors , switching sequence depends on the application of the respectively , because Fj , Kj , and G ; ( j = 1 , 2 ) locate on inverter . For example , when a multilevel inverter is used in Hexagons H? , H , and Hz , respectively . Moreover , the three an energy storage system with batteries as isolated DC 65 
sources , voltage balance among different modules / cells in routes only include of two types of unity vectors - A and B , 
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Z_? , in the three routes are 1 , 1 , and 1 , respectively . The for the 4- , 9- , and 30 - level inverters . The phase voltage V 
number of the unity vector B , Z? , in the three routes are 0 , is a stepped waveform . The output line voltage waveform gets closer to a sinusoidal wave with a lower total harmonic 1 , and 2 , respectively . It can be verified that z_? + Zx = 1 , 2 , 
and 3 for the three routes , respectively . Therefore , the 5 line voltage of the 30 - level inverter is more sinusoidal than distortion ( THD ) as the level increases . For example , the switching states of the vertices F2 , K2 , and G2 can be that of the 4 - level inverter . obtained by the switching states of the vertices F1 , K? , and 
G1 and the number of the unity vectors involved in the FIG . 14 shows a three - phase , four - level inverter 100 
corresponding routes , as shown in FIG . 10. The switching implemented using the three - phase symmetrical cascaded half - bridge topology shown in FIG . 20. FIG . 20 shows the state Sc does not change because no T or - is involved . 10 topology of the three - phase symmetrical cascaded half 
Note that the values of the switching states ( S? , SB and Sc ) bridge multilevel inverter with a star connection . Each phase 
of an n - level inverter are in the range [ 0 , n - 1 ] . Any values comprises multiple identical basic half - bridge modules con 
beyond this range are invalid and should be discarded . nected in series . Each half - bridge module is formed by an 
The number of each type of unity vector involved in the independent DC voltage source and two switching devices . 
route is associated with the 120 ° coordinates ( 11 , 12 ) of the The phase voltage between the terminal of each phase , A , B , corresponding vertex in Sector 1 to which the vertex in other or C , and the neural point N , is equal to the sum of the five sectors is mapped . For example , for a route connecting voltages generated by all the modules in the phase . 
an end vertex in Sector 2 and the corresponding start vertex The inverter 100 in FIG . 14 includes three identical 
in Sector 1 that only includes the unity vectors -A and B , 20 half - bridge modules cascaded per phase , where each of the 
the following general expression can be obtained to describe half - bridge modules includes a power inversion circuit ( e.g. , 
the relationship between the numbers of the unity vectors power circuit 104A , 104B , or 104C ) and a respective voltage 
and the 120 ° coordinates ( 11 , 12 ) of the vertex in Sector 1 . source ( e.g. , battery pack 102A , 102B , or 102C ) coupled to 
the power inversion circuit . In some embodiments , star 
25 connected , three - phase , inductive - resistive load with a 1.5 
( 16 ) mH inductance and a 5-2 resistance per phase is connected 
12 = 11-12 with the inverter 100. In some embodiments , the switching 
frequency , fundamental frequency , and modulation index 
may be the same as those utilized in the simulation discussed 
Therefore , if a switching state of the vertex in Sector 1 is 30 above . In some embodiments , a battery pack ( e.g. , battery 
[ S2 , S3 , Sc ) , the corresponding switching state of the vertex pack 102A , 102B , or 102C ) includes six lithium - ion cells 
in Sector 2 will be [ S4-12 , S8 + 1 , -12 , SC ] . The switching ( e.g. , Samsung ICR18650-28A ) connected in parallel with 
states of the vertices in other four sectors can be derived in the nominal voltage of 3.75 V used as the DC voltage source 
the same way . Table III in FIG . 11 summarizes the switching in each half - bridge module . The power inversion circuits 
state relationships between a vertex in Section I and the 35 ( e.g. , power circuit 104A , 104B , and 104C ) are coupled to 
corresponding vertices in other five sectors . Therefore , the a controller 106 ( e.g. , a DSP ) or any other controller 
switching states of a vertex in any of the other five sectors including at least one single or multiple core processor 108 
can be determined by the switching states of the correspond configured to perform a SVPWM scheme , as described 
ing vertex in Sector 1 using Table III . For example , if the above . For example , program instructions ( e.g. , software 
switching state of a vertex ( 3 , 2 ) in Sector 1 is [ 3 , 2 , 0 ] , the 40 modules 112 ) can include instruction sets that , when 
switching states of the corresponding vertices in other five executed by the controller 106 from a memory 110 ( e.g. , a 
sectors are [ 1 , 3 , 0 ] , [ 0 , 3 , 2 ] , [ 0 , 1 , 3 ] , [ 2 , 0 , 3 ) , and [ 3 , 0 , memory of the controller 106 and / or a communicatively 
1 ] , respectively . coupled memory ) , cause the controller 106 / processor 108 to 
By using the disclosed method , the switching states of a perform the computations described above with regard to the 
vertex in any sector can be determined quickly , which 45 SVPWM scheme disclosed herein . In some embodiments , 
removes the need for additional memory space to store and the controller 106 includes a DSP ( e.g. , TMS320F28335 
additional computational time to iteratively calculate the DSP ) . 
switching states of the vertices of the space vector diagram In embodiments , the controller 106 is configured to a 
in some existing SVPWM schemes . Moreover , the calcula controller configured to control duty cycles and switching 
tion process is independent of the voltage level of the 50 states of the multi - level inverter 100. For example , the 
inverter . Therefore , both the computational cost and memory controller 106 can be configured to : generate a space vector 
requirement of the disclosed method are independent of the mapping of switching states for the multi - level inverter , 
voltage level of the inverter . where the space vector mapping includes a plurality of 
Simulation studies were carried out in MATLAB / Simu sectors . ( e.g. , step 152 of FIG . 1B ) The controller 106 can be 
link to validate the disclosed SVPWM scheme , where the 55 configured to identify three vertices of a modulation triangle 
switching frequency , base frequency , and modulation index in a first sector of the space vector mapping in which a tip 
are 5 kHz , 50 Hz , and 0.95 , respectively . In the disclosed of a voltage reference vector is located . ( e.g. , step 154 of 
SVPWM scheme , four switching states are used in the FIG . 1B ) The controller 106 is then configured to determine 
switching sequence of each switching period , and the two duty cycles and switching states associated with the identi 
switching states used for the same vertex of the modulation 60 fied three vertices of the modulation triangle . ( e.g. , step 156 
triangle are assigned with equal duty cycles , namely , of FIG . 1B ) In some embodiments , the controller 106 is 
thi tha = 0.5th ( i.e. , k = 0 in equation ( 12 ) ) . The simulation configured to determine the duty cycles associated with the 
studies were performed for inverters with even ( i.e. , 4 and identified three vertices of the modulation triangle at least in 
30 ) and odd ( i.e. , 9 ) voltage levels . The waveforms of the part by : determining three vectors having endpoints at 
output phase voltage V in one line cycle of the 4- , 9- , and 65 respective ones of the three vertices of the modulation 
30 - level inverters are shown in FIG . 12. FIG . 13 shows the triangle ; and calculating the duty cycles of the three vectors . 
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late the duty cycle of at least one of the three vectors for two levels . The line voltage is a smooth sinusoidal waveform 
switching states ( thi and th2 ) based on the following equa with a nearly zero THD without using any filter . 
tions : As explained above , the whole process of the disclosed 
SVPWM scheme , including the identification of the modu 
5 lation triangle , calculation of the duty cycles of the three 
( 1 - k ) In = ( 1 4 ) tr and lin2 = vertices of the modulation triangle , and determination of the ty , -1 << < 1 , switching states , is independent of the voltage level of the 
inverter , only requires simple algebraic calculations , and 
where h = 0 , 1 , or 2. The controller 106 can also be configured does not require a lookup table to store or a time - consuming 10 iterative operation to calculate the switching states and the to calculate the ith switching states ( S_ ( i ) , Sb ( i ) , and Sc ( i ) ) 
for respective phases ( A , B , and C ) of a vertex of the three corresponding duty cycles . Therefore , the computational cost and memory requirement of the disclosed SVPWM vertices of the modulation triangle according to the follow scheme do not increase as the inverter level increases , which ing : enables the disclosed SVPWM scheme to be implemented in 
15 a low - cost DSP ( e.g. , TMS320F28335 ) to control an inverter 
with any voltage level , such as a voltage level much higher 
SA ( 1 ) = = m +1 -1 than 201 . 
Sp ( i ) = m2 + i - 1 A scalable universal SVPWM scheme for multilevel 
Sc ( i ) = ( -1 inverters with any odd or even levels has been described 
20 herein with reference to various example implementations . 
where m , = Va + V2 / 3 and mz = 2V2 / V3 , and where ( VQVp ) Compared with the existing SVPWM schemes , the disclosed SVPWM scheme has the following advantages . First , the are a - ß coordinates of the vertex . The controller 106 can modulation triangle where the reference vector is located is also be configured to calculate the ith switching states ( S_ ( i ) , quickly identified based on a coordinate transformation from 
Sg ( i ) , and Sc ( i ) ) for i = 1 to i = m3 , where mz is the total 25 the a - ß coordinate system to the 120 ° coordinate system . 
number of switching states for each phase . As discussed Then , the duty cycles and switching states of the nearest above , mz = n- ( Va + V2 / V3 ) , where n is a number of levels for three vectors ( i.e. , the three vertices of the modulation 
the multi - level inverter . The controller 106 is configured to triangle ) are determined by simple algebraic computations 
determine switching states in other sectors of the space based on the identified modulation triangle . Second , the 
vector mapping according to relationships of the switching 30 computational cost and storage memory of the disclosed 
states between the first sector and the other sectors , wherein SVPWM scheme does not increase as the inverter level 
said relationships are obtained by mapping corresponding increases . Therefore , the disclosed SVPWM scheme is scal 
vertices in the other sectors to the identified three vertices in able for real - time implementation in a commercial low - cost 
first sector . ( e.g. , step 158 of FIG . 1B ) The foregoing DSP for inverters with any voltage levels . Third , the dis 
implementations are provided as non - limiting examples of 35 closed SVPWM scheme is computationally efficient because 
the controller 106 configuration , and it is to be understood no memory - consuming pre - stored lookup table or time 
that the controller 106 can additionally or alternatively be consuming iterative computation is required to determine 
configured to perform any of the computations described the duty cycles and switching states . Moreover , in a switch 
herein with reference to FIGS . 1 through 13 . ing period , any vertex of the modulation triangle could be 
FIG . 15 shows the waveforms of the three - phase voltages 40 flexibly selected as the start point to optimize the switching 
and V The phase voltages are staircase wave sequence with flexibly adjustable duty cycle ( s ) for the 
forms with four levels , which are consistent with the simu redundant switching state ( s ) according to specific require 
lation results . FIG . 16 shows the seven - level line voltage ments . Finally , the disclosed SVPWM scheme is universal 
VAB and the phase current i4o through the load . The peak and can be applied to any multilevel inverters ( e.g. , the NPC , 
value of the line voltage VAB is about 11 V. The load phase 45 FC , CHB , and MMC topologies ) as long as their PWM 
current ido is nearly sinusoidal . The peak value of the load controls are based on the space vector diagram . The duty 
phase current is approximately 1.1 A. FIG . 17 shows the fast cycle computations and switching state selections are the 
Fourier transform ( FFT ) harmonic spectrum of the line same for different topologies . The only difference is that the 
voltage V in the frequency range Osfs12 kHz . Only allocations of the gate signals of the power switches of 
high - frequency switching harmonics exist and their magni- 50 different topologies are different . 
tudes are close to zero . The THD of VAB calculated using the Simulation and experimental results have validated the 
2nd to the 100th harmonics is only 5.01 % . effectiveness and scalability of the disclosed SVPWM 
To verify the scalability of the disclosed SVPWM scheme . In particular , the disclosed SVPWM scheme has 
scheme , an experiment was carried out to implement the been successfully implemented in a TMS320F28335 DSP 
disclosed SVPWM scheme in a TMS320F28335 DSP for a 55 for a three - phase , 201 - level inverter . 
201 - level inverter , where a digital to analog converter Although the subject matter has been described in lan 
( DAC ) AD5725 was used to generate the inverter wave guage specific to structural features and / or process opera 
forms . FIG . 18 shows the waveforms of the phase voltages tions , it is to be understood that the subject matter defined in 
Van and V and line voltage V of the 201 - level inverter the appended claims is not necessarily limited to the specific 
simulated in MATLAB / Simulink at the same aforemen- 60 features or acts described above . Rather , the specific features 
tioned operating condition . FIG . 19 shows the experimental and acts described above are disclosed as example forms of 
waveforms of the phase voltages Van and Voy and line implementing the claims . 
voltage V of the 201 - level inverter obtained from the DSP What is claimed is : 
and DAC , which agree well with the simulated waveforms 1. A method for implementing a space vector pulse width 
in FIG . 18. These results verify the scalability of the 65 modulation scheme , comprising : providing a space vector 
disclosed SVPWM scheme for real - time implementation in mapping of switching states for a multi - level inverter , the 
a commercial low - cost DSP for inverters with high voltage space vector mapping having six sectors ; identifying three 
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vertices of a modulation triangle in a first sector of the space reference vector is located , wherein identifying the three 
vector mapping in which a tip of a voltage reference vector vertices of the modulation triangle comprises : transforming 
is located , wherein identifying the three vertices of the Cartesian coordinates of the voltage reference vector into 
modulation triangle comprises : transforming Cartesian coor 120 ° oblique coordinates , identifying , from 120 ° oblique 
dinates of the voltage reference vector into 120 ° oblique 5 coordinates of the voltage reference vector , a first one of the 
coordinates , identifying , from 120 ° oblique coordinates of three vertices of the modulation triangle , and identifying a 
the voltage reference vector , a first one of the three vertices second and a third of the three vertices of the modulation 
of the modulation triangle , and identifying a second and a triangle based on a coordinates of a remainder vector 
third of the three vertices of the modulation triangle based on determined from shifting an origin of the voltage reference 
a coordinates of a remainder vector determined from shifting vector to the first one of the three vertices , wherein the 
an origin of the voltage reference vector to the first one of remainder vector is enclosed within the three vertices of the 
the three vertices , wherein the remainder vector is enclosed modulation triangle ; determining duty cycles and switching 
within the three vertices of the modulation triangle ; deter states associated with the identified three vertices of the 
mining duty cycles and switching states associated with the modulation triangle ; and determining switching states in 
identified three vertices of the modulation triangle ; and other sectors of the space vector mapping according to 
determining switching states in five other sectors of the relationships of the switching states between the first sector 
space vector mapping according to relationships of the and the other sectors , wherein said relationships are obtained 
switching states between the first sector and the five other by mapping corresponding vertices in the other sectors to the 
sectors , wherein said relationships are obtained by mapping 20 identified three vertices in first sector . 
corresponding vertices in the five other sectors to the iden 9. The method of claim 8 , wherein determining the duty 
tified three vertices in first sector . cycles associated with the identified three vertices of the 
2. The method of claim 1 , wherein determining the duty modulation triangle includes : 
cycles associated with the identified three vertices of the determining three vectors having endpoints at respective 
modulation triangle includes : ones of the three vertices of the modulation triangle ; 
determining three vectors having endpoints at respective and 
ones of the three vertices of the modulation triangle ; calculating the duty cycles of the three vectors . 
and 10. The method of claim 9 , wherein the duty cycle of at 
calculating the duty cycles of the three vectors . least one of the three vectors is calculated for two switching 
3. The method of claim 2 , wherein the duty cycle of at 30 states ( thi and t » 2 ) according to the following : 
least one of the three vectors is calculated for two switching 
states ( thi and 122 ) according to the following : 
( 1 + k ) th and th2 = ( 154 ) In . -15kst , 
( 1 + k ) ( 1 - K ) 
th and the = -th , -15k sl , 
where h = 0 , 1 , or 2 and indicates an identity of the at least 
one of the three vectors . 
where h = 0 , 1 , or 2 and indicates an identity of the at least 11. The method of claim 8 , wherein the switching states 
one of the three vectors . associated with the identified three vertices of the modula 
4. The method of claim 1 , wherein the switching states 40 tion triangle comprise switching states that correspond to 
associated with the identified three vertices of the modula three phases ( A , B , and C ) of the multi - level inverter . 
tion triangle comprise switching states that correspond to 12. The method of claim 11 , wherein the ith switching 
three phases ( A , B , and C ) of the multi - level inverter . states ( S? ( i ) , Sb ( i ) , and Sc ( i ) ) for the respective phases ( A , 
5. The method of claim 4 , wherein the ith switching states B , and C ) of a vertex of the three vertices of the modulation 
( Sx ( i ) , Sb ( i ) , and Sci ) ) for the respective phases ( A , B , and 45 triangle are calculated according to the following : 
C ) of a vertex of the three vertices of the modulation triangle 
are calculated according to the following : 
SA ( 1 ) = 
SB ( i ) = m2 + i - 1 , 
SA ( 1 ) = Sp ( i ) = { - 1 
Sp ( i ) = m2 + i - 1 , 
Sb ( i ) = { - 1 Where m , = Va + V / V3 and mz = 2VBN3 , and where ( Væ 
VR ) are a - ß coordinates of the vertex . 
Where m , = Va + Vp / V3 and my = 2V / 3 , and where ( Va , 55 13. The method of claim 12 , wherein the ith switching 
VB ) are a - ß coordinates of the vertex . states ( SA ( i ) , S. ( i ) , and Sci )) are calculated for i = 1 to i = mz , 
6. The method of claim 5 , wherein the ith switching states where mz is the total number of switching states for each 
( S_ ( i ) , Sb ( i ) , and Sc ( i ) ) are calculated for i = 1 to i = mz , where phase . 
mz is the total number of switching states for each phase . 14. The method of claim 13 , wherein mz - n- ( Va + V8N3 ) , 
7. The method of claim 6 , wherein mz - n- ( Va + V / 3 ) , 60 where n is a number of levels for the multi - level inverter . 
where n is a number of levels for the multi - level inverter . 15. A system for implementing a space vector pulse width 
8. A method for implementing a space vector pulse width modulation scheme , comprising : a multi - level inverter ; and 
modulation scheme , comprising : providing a space vector a controller configured to control duty cycles and switching 
mapping of switching states for a multi - level inverter , the states of the multi - level inverter , the controller configured 
space vector mapping having a plurality of sectors ; identi- 65 to : generate a space vector mapping of switching states for 
fying three vertices of a modulation triangle in a first sector the multi - level inverter , the space vector mapping having a 
of the space vector mapping in which a tip of a voltage plurality of sectors ; identify three vertices of a modulation 
thi 2 
35 
thi = 2 
= m + 1 - 1 
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triangle in a first sector of the space vector mapping in which 
a tip of a voltage reference vector is located , wherein ( 1 + k ) ( 1 - k ) identifying the three vertices of the modulation triangle th and the = th , -1 ks1 , 2 2 comprises : transforming Cartesian coordinates of the volt 
age reference vector into 120 ° oblique coordinates , identi 
fying , from 120 ° oblique coordinates of the voltage refer where h = 0 , 1 , or 2 and indicates an identity of the at least ence vector , a first one of the three vertices of the modulation one of the three vectors . triangle , and identifying a second and a third of the three 
vertices of the modulation triangle based on a coordinates of 18. The system of claim 15 , wherein the controller is 
a remainder vector determined from shifting an origin of the configured to calculate the ith switching states ( Sa ( i ) , Sg ( i ) , 
voltage reference vector to the first one of the three vertices , and Sc ( i ) ) for respective phases ( A , B , and C ) of a vertex of 
wherein the remainder vector is enclosed within the three the three vertices of the modulation triangle according to the vertices of the modulation triangle ; determine duty cycles following : 
and switching states associated with the identified three 
vertices of the modulation triangle ; and determine switching 
states in other sectors of the space vector mapping according 
to relationships of the switching states between the first Sa ( i ) = m + 1 - 1 
sector and the other sectors , wherein said relationships are SB ( i ) = m2 + i - 1 , 
obtained by mapping corresponding vertices in the other S8 ( i ) = ( -1 
sectors to the identified three vertices in first sector . 
16. The system of claim 15 , wherein the controller is 20 
configured to determine the duty cycles associated with the where m = Va + Vp / V3 and m = 2V2 / V3 , and where ( V « 
identified three vertices of the modulation triangle at least in VB ) are a - ß coordinates of the vertex . part by : 
determining three vectors having endpoints at respective 19. The system of claim 18 , wherein the controller is 
ones of the three vertices of the modulation triangle ; configured to calculate the ith switching states ( S_ ( i ) , S ( i ) , 
and and Sci )) for i = 1 to i = mz , where mz is the total number of 
calculating the duty cycles of the three vectors . switching states for each phase . 
17. The system of claim 16 , wherein the controller is 20. The system of claim 19 , wherein mz = n- ( Va + V2 / 3 ) , configured to calculate the duty cycle of at least one of the where n is a number of levels for the multi - level inverter . three vectors for two switching states ( thi and th2 ) according 
to the following : 
15 
25 
